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I. Abstract  
The purpose of this project is to develop a system design and 
fabrication technique for multi-channel, physiologically implantable, 
telemetering systems for  biological measurements .  
to be flexible, allowing several  channels of information to be handled 
simultaneously and to be able to telemeter a wide range of physio- 
The design is 
logical signals. This report  covers the period from March  1968 to 
August 196 8. 
The four -channel discrete  component strain-gage t ransmit ter  
has  been functioning satisfactorily since it w a s  implanted in  January. 
Several 24 hour continuous records have been made using this system. 
A four -channel integrated circuit  s t ra in  gage t ransmit ter  
was  constructed and tested. This unit is currently at the NASA 
Electronic Research Center’ in  Cambridge, Massachusetts. 
Improved sample and hold circui t ry  for the receiver-demod- 
ulator system was breadboarded and incorporated into the system. 
This circuitry uses General Instrument MOS logic c i rcui ts  f o r  the 
ring oscillator and for the sampling and holding operations. 
A study was  s tar ted into possible improvements of the t rans-  
mi t t e r  ring oscillator. The current  ring oscil lator exhibits a slight 
dependance for proper operation on the s torage and delay character-  
istics of the output t ransis tor  which dr ives  the “and“ gate and the 
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-associated s t ra in  gage amplifier. 
Prel iminary design and construction of transmitter and r e -  
i 
ceiver -demodulator circuitry to allow subcommutation of one in- 
formation channel into several  lower frequency information channels 
was  completed. 
gage information channels to be subcommutated from one channel. 
This circuitry would allow as many as 10 strain 
, 
The 
other channels can be used for  the higher frequency EKG o r  EEG signals. 
II. Background 
A complete explanation of the requirements and guidelines 
that were  used €or  the design of this system will be found in p re -  
xious semiannual reports.  
During the period of this report, a four-channel integrated 
circuit  s t ra in  gage transmitter was assembled from the components 
which have been under development for this contract. Initial testing 
and evaluation of the construction techniques and circuitry perfor - 
mance  indicated them to be satisfactory. 
The four-channel micro -miniatuse standard component 
t ransmit ter  has  continued to function properly following the implant 
during the last reporting period. 
III. Four -Channel, Integrated Circuit Transmitter 
The description of the flat pack circuits which were used 
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in the construction of the four -channel integrated circuit  t ransmit ter  
is given in  previous semiannual reports.  
A modification of the first ring oscil lator stage was  found to  
be necessary to l imit  the amount of current  drawn through the r e se t  
t ransis tor  when a r e s e t  pulse se t s  this stage to  a rrl" level. The 
modified circuit is shown in Figure 1. 
It was a l so  found that a 0.1 microfarad capacitor instead of 
- 
a 0.01 microfarad capacitor improved the reliability of the 'electronic 
latching switch. This change was also incorporated into the con- 
struction of this transmitter.  
The printed circuit  board for the four-channel integrated 
circuit  t ransmit ter  i s  11/4" by 11/8". The finished unit is 1 1/4tt  
by 1 l/8" by 5/8". 
Figure 2 is a partially completed t ransmi t te r  assembly to 
show the type of construction used in  the . transmitter.  
There a r e  16 flat packs mounted on this board for the four-channel 
s t ra in  gage t ransmit ter .  The flat pack leads and connecting wires  
on the board a're insulated with Teflon tubing. 
t ransmit ter  was  done with the use of a binocular microscope and 
Assembly of the 
specially adapted tools for cutting and soldering the leads. 
The assembly of the transmitter w a s  completed on August 22, 
1968, and this unit was sent to NASA Electronic Research Center 
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i n  Cambridge, Massachusetts for  evaluation. 
pected failure of some s t ra in gages only 2 gages were available to 
be  attached to this unit. 
Because of a n  unex- 
The other 2 s t ra in  gage channels were t ied 
internally to a n  intermediate level between the sync and agc levels. 
-The transmitter was not encapsulated since the addition of the other 
2 s t ra in  gages will rkquire additional connections on the printed 
circuit  board. 
- .. , 
IV. Improved Demodulation Circuitry 
A block diagram of the multiplex receiver modification is  
shown in  Figure 3. The clock frequency is  adjustable, and i n  
operation it i s  adjusted to the clock frequency in  the transmitter.  
The clock synchronization allows for  minor frequency variations 
and a s su res  a proper phase relationship between the two clocks. 
Thus, the receiver clock puts out a pulse each time a different chan- 
nel appears on the incoming signal. 
A General Instrument MOS Integrated Circuit, MEM 3012 SP 
12-BIT ser ia l  in-parallel  out shift regis ter ,  i s  used to select  the 
proper sample and hold circuit  to sample the incoming channel. 
the beginning of a cycle of channels coming in  (as detected by the 
A t  
sync level detector) a data pulse i s  fed to. the MEM 3012 SP. A s  ' 
each clock pulse comes along, the data pulse i s  shifted from one 
output to the next. The pulse appears fir st i n  the fir st output then, 
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when a clock pulse a r r ives  in  the second output and so  forth. 
Each output of the shift regis ter  i s  fed to a n  "andtt gate. A 
second input of the ''and" gate is connected to  a sample window pulse 
generator. This generator produces a pulse of controlled width in  
each period between clock pulses. 
delayed a constant amount from the beginning of the period. 
sample window pulse is delayed to allow any switching transients to 
The controlled width pulse is 
The 
die down before sampling occurs. 
may be as short  as 1 microsecond. 
The sample window pulse widths 
The output of each "and" gate is fed to the gate of the co r re s -  
ponding sample switch. 
multiplex switches a r e  used for  the sample switches. 
consists of 6 MOS F E T  switches. 
a r e  tied together. 
A s  each gate is turned on, the F E T  becomes a low resis tance and 
General Instrument MEM 2009 MOS I. C.  
The MEM 2009 
The source connections of all  FET's  
The signal line is brought i n  on this connection. 
connects the signal line (source) to the hold capacitor (drain). The 
-signal in the line a t  that t ime i s  stored in  the hold capacitor. 
MEM 2009 is used to read out the voltage s tored on the capacitors. 
Another 
The FET's  a r e  used as source-follower (unity gain) amplifiers. 
The sourcels of the FET's  which a r e  internally tied together a r e  
held a t  -6 volts, the drains a r e  individually fed through load r e -  
s i s tors  to  + 12 volts. The gates a r e  connected to the 'hold' cap- 
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ac i tors  (Note: The drain and source are  reversed from usual source 
follower connections, but because of the symmetry of a n  FET,  this 
does not mat ter) .  The high input impedance of the MOS F E T  insures  
that l i t t le charge will leak off the 'hold' capacitor. 
Each MEM 2009 flat pack contains six MOS FET's.  At least 
two flat packs must be used together. A total of four flat packs will 
provide for up to twelve channels of information. TheMEM 3012 SP 
shift regis ter  a lso provides for twelve bits of information. Thus 
any number of channels up to twelve may  be demodulated. 
Clock Circuit  Description 
The clock consists of a simple unijunction t ransis tor  relaxa- 
tion oscillator with a pulse shaper and a synchronization circuit.' 
The pulse shaper is  required to obtain adequate pulses for  operating 
the shift register.  
sync level pulse, providing a sharp spike. 
t ransis tor  which shorts  the charging res i s tor  and f i r e s  the UJT. 
The synchronization circui t  differentiates the 
This spike turns on a pnp 
The frequency of the clock may  be varied by adjusting the 
50 K potentiometer. 
even wider range by changing the timing capacitor. 
mus t  be adjusted such that the synchronization pulse does not cause 
two clock pulses to appear very close together. 
The clock frequency may  be varied over an  
The period 
Delay and Sample Window Generation Circuitry 
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The delay i s  generated by a n  adjustable monostable multi-  
vibrator.  The delay monostable t r iggers  another adjustable mono- 
stable which provides a delayed sample window pulse. The delay is 
generally set  to be  one-half of a clock period. 
pulse may  be as short  as 1 microsecond and still allow the sample 
The sample window 
and hold circuit  adequate acquisition time. 
Sync Level Detector Circuitry 
.- . 
The sync level detector i s  the same as used on the original 
receiver . 
Data Monostable Multivibrator 
An ordinary adjustable monostable multivibrator i s  used to 
provide a data pulse as  a n  input to the shift regis ter  when triggered 
by the sync level detector. The monostable multivibrator must  be 
adjusted to provide a pulse for  longer than one clock period, but 
shorter  than two periods. 
Shift R egis t e r  
The shift regis ter  i s  a General Instrument MEM 3012 SP 
MOS I. C. 
"And" Gates Circuitry 
. The "and" gates a r e  simple TTL gates. The first pnp t rans-  
i s tor  from the shift regis ter  output provides isolation for  and inver- 
sion of that output. Speed up capacitors a r e  used to provide fast rise 
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t imes f o r  microsecond sample window pulses. 
Sample Hold Circuit 
The sample and hold circuit as shown in  Figure 6 makes  use 
of two MOS FET's ,  contained in separate MEM 2009 MQS I. C. I s .  
.The first F E T  ac ts  as  an analog switch connecting the signal line to 
t,he hold capacitor upon command from the "and" gates. The hold 
capacitor s tores  the signal until it is updated. 
a s  unity gain amplifier. 
The second F E T  ac ts  
ohms) allows 
.. . 
10 It's high input impedance (IO 
the hold capacitor to maintain i t s  voltage level until the next sample 
window fo r  that channel. 
follower (with source and drain levels inverted). 
The amplifier F E T  is operated as source 
V. Transmitter Ring Oscillator Improvements 
It  was found that the timing of the ring oscillator driver is 
directly connected to the overlap t ime between ring oscillator stages. 
This overlap time is detected in the "and" circuit which i s  fed back 
to the ring oscillator driver to rese t  the timing circuit. Although 
the overlap t imes only vary from one to s+ microseconds out of a 
f rame width of almost 200 microseconds,  this causes the f rames  to 
vary from one another by a s  much a s  1070. 
caused by incomplete reset  of the timing circuit in the ring oscillator 
This la rge  variation is 
driver when the overlap t ime i s  less  than five microseconds.  Scope 
t races  showing this variation a r e  shown in Figures  7 and 8. 
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It was found that the variation of overlap t ime was caused by 
variations i n  storage and fall t ime in  the t rans is tor  which is used to 
dr ive the s t ra in  gage amplifiers. 
Investigations a r e  currently underway to find ways of improving 
the r e se t  capabilities of the ring oscil lator dr iver  and to minimize 
'the effect of device parameters  on the ring oscillator operation. 
- -  VI. Subcommutation of Information Channels 
Figure 9 shows the circui t ry  necessary to modify one of the 
existing s t ra in  gage amplifiers for use i n  a subcommutating system. 
The actual power for operation is  obtained from the* lower speed 
driven ring oscillator stage. 
cillator stage which is to be subcommutated is  used to key the 
The output of the pr imary  ring os-  
other input so that power is applied only during the f r a m e  when it 
is required. 
keep this keying signal f rom applying sufficient power to operate the 
subcommutated amplifiers. 
vent loading of the output of that ring oscil lator stage. 
A large r e s i s to r  is i n  s e r i e s  with the keying signal to 
This s e r i e s  r e s i s to r  also helps p re -  
Figure 10 shows the circuitry used for the ring oscillator 
This circuit  just  d r iver  fo r  the subcommutating ring oscil lator.  
differentiates and inverts  the output of one of the main  ring oscil- 
la tor  stages. 
subcornmutating ring oscillator stages, and they operate similarly 
This spike is  then applied to the  shift line of the 
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to the main  ring oscillator. 
The receiver demodulator circuitry for this subcommutating 
system i s  basically the same as that for the ma in  system except that 
no agc function is  necessary. A sync level somewhat lower than the 
main  system sync level i s  used to determine the'start ing point f o r  
the subcommutating receiver ring oscil lator.  
subcommptating demodulation system is shown i n  Figure 11. 
A block diagram of the 
VII. Eight-Channel System 
The eight-channel transmitter system tes t  se t  up i s  currently 
being modified for  subcommutation operation a s  described in the p re -  
ceding section. 
allow the eight channel system to consist of 3 high frequency infor- 
mation channels, one of which i s  subcommutated into 6 lower frequency 
information channels. Since most  of the t ransmit ter  c i rcui t ry  will 
remain unchanged for  this type of transmitter system, it is felt that 
a modification of this so r t  at this t ime will not slow the progress  of 
the current  project. 
It is hoped that subsequent testing of this system will 
Work is progressing toward the completion of an eight-chan- 
ne1 implantable transmitter.  This unit should be completed by the end 
of the next reporting period. 
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